为您找到约 70 个磁力链接/BT种子，耗时 0 毫秒。
排序： 相关程度 热度 文件大小 添加时间 最近访问

[ DevCourseWeb.com ] Udemy - FPGA (Field-Programmable Gate Array) Design and Implementation

  • ~Get Your Files Here !/03 - FPGA Design Flows & Design Tools/001 FPGA Design Flows & Design Tools.mp4 285.8 MB
  • ~Get Your Files Here !/04 - FPGA Design using Verilog/009 Design Examples.mp4 226.6 MB
  • ~Get Your Files Here !/20 - Memristive FPGA/001 Memristive FPGA.mp4 215.6 MB
  • ~Get Your Files Here !/12 - Reconfigurable Hardware/001 Reconfigurable Hardware.mp4 209.9 MB
  • ~Get Your Files Here !/05 - Simulate and Implement SOPC Design/001 Simulate and Implement SOPC Design.mp4 198.1 MB
  • ~Get Your Files Here !/01 - Introduction to FPGA (Field Programmable Gate Arrays)/001 Introduction to FPGA (Field Programmable Gate Arrays).mp4 192.1 MB
  • ~Get Your Files Here !/21 - Mentor Graphics Tools & Guidelines/001 Mentor Graphics Tools & Guidelines.mp4 184.3 MB
  • ~Get Your Files Here !/09 - Image Processing using FPGA/001 Image Processing using FPGA.mp4 179.7 MB
  • ~Get Your Files Here !/04 - FPGA Design using Verilog/006 Visual Verification of Designs.mp4 165.7 MB
  • ~Get Your Files Here !/19 - Programmable Chips and Boards/001 Programmable Chips and Boards.mp4 163.7 MB
  • ~Get Your Files Here !/04 - FPGA Design using Verilog/008 Finite State Machines - part 2.mp4 153.1 MB
  • ~Get Your Files Here !/14 - FPGA implementation of DSP Circuits/001 FPGA implementation of DSP Circuits.mp4 149.7 MB
  • ~Get Your Files Here !/15 - Reversible Logic Circuits/001 Reversible Logic Circuits.mp4 143.4 MB
  • ~Get Your Files Here !/07 - UART SDRAM Python/001 UART SDRAM Python.mp4 132.5 MB
  • ~Get Your Files Here !/04 - FPGA Design using Verilog/007 Finite State Machines - part 1.mp4 132.3 MB
  • ~Get Your Files Here !/11 - Protoflex/001 Protoflex.mp4 123.6 MB
  • ~Get Your Files Here !/04 - FPGA Design using Verilog/004 Procedural Assignments.mp4 119.6 MB
  • ~Get Your Files Here !/04 - FPGA Design using Verilog/001 Introduction to FPGA Design using Verilog.mp4 115.5 MB
  • ~Get Your Files Here !/04 - FPGA Design using Verilog/002 Verilog overview.mp4 111.3 MB
  • ~Get Your Files Here !/13 - Wordcount using MapReduce for FPGA/001 Wordcount using MapReduce for FPGA.mp4 109.6 MB
[磁力链接] 添加时间:2022-03-16 大小:4.3 GB 最近下载:2025-10-30 热度:3511

[ DevCourseWeb.com ] Udemy - Digital IC - FPGA Design P3 - Common Used Hardware Architectures

  • ~Get Your Files Here !/2 - SRAM/1 -Behavior of SRAM and Usage Suggestions.mp4 403.5 MB
  • ~Get Your Files Here !/4 - Pipeline Design/2 -Pipeline Design Example BIN2BCD.mp4 315.3 MB
  • ~Get Your Files Here !/3 - Handshake Interface and Synchronous FIFO/1 -Handshake Interface and Sync_FIFO.mp4 208.8 MB
  • ~Get Your Files Here !/4 - Pipeline Design/1 -Pipeline Fundamental.mp4 132.6 MB
  • ~Get Your Files Here !/3 - Handshake Interface and Synchronous FIFO/2 -Depth Calculation for FIFO.mp4 109.2 MB
  • ~Get Your Files Here !/1 - Introduction/1 -Introduction.mp4 14.9 MB
  • ~Get Your Files Here !/Bonus Resources.txt 386 Bytes
  • Get Bonus Downloads Here.url 182 Bytes
[磁力链接] 添加时间:2025-01-28 大小:1.2 GB 最近下载:2025-10-30 热度:668

Learn VHDL and FPGA Development with a BASYS 3

  • Learn VHDL and FPGA Development with a BASYS 3.tgz 1.7 GB
  • Torrent downloaded from demonoid.pw.txt 46 Bytes
  • Torrent Downloaded From ExtraTorrent.cc.txt 352 Bytes
[磁力链接] 添加时间:2017-02-20 大小:1.7 GB 最近下载:2025-10-29 热度:2591

fpga-gnw-opt

  • Hardware - Frame/Crab Grab (White case).gnw 3.3 MB
  • Hardware - Frame/Crab Grab.gnw 3.3 MB
  • Hardware - Frame/Donkey Kong II.gnw 3.3 MB
  • Hardware - Frame/Donkey Kong Jr. (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Donkey Kong.gnw 3.3 MB
  • Hardware - Frame/Fire Attack (Bandits).gnw 3.3 MB
  • Hardware - Frame/Fire Attack.gnw 3.3 MB
  • Hardware - Frame/Green House.gnw 3.3 MB
  • Hardware - Frame/Life Boat.gnw 3.3 MB
  • Hardware - Frame/Manhole (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Mario Bros..gnw 3.3 MB
  • Hardware - Frame/Mario's Cement Factory (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Mickey & Donald.gnw 3.3 MB
  • Hardware - Frame/Oil Panic.gnw 3.3 MB
  • Hardware - Frame/Rain Shower.gnw 3.3 MB
  • Hardware - Frame/Snoopy Tennis.gnw 3.3 MB
  • Hardware - Frame/Spitball Sparky (White case).gnw 3.3 MB
  • Hardware - Frame/Spitball Sparky.gnw 3.3 MB
  • Hardware - Frame/Squish.gnw 3.3 MB
  • Hardware - Frame/Tropical Fish.gnw 3.3 MB
[磁力链接] 添加时间:2023-12-19 大小:1.2 GB 最近下载:2025-10-29 热度:2670

[ FreeCourseWeb.com ] Udemy - FPGA Embedded Design, Part 4 - Microprocessor Design.zip

  • [ FreeCourseWeb.com ] Udemy - FPGA Embedded Design, Part 4 - Microprocessor Design.zip 1.8 GB
[磁力链接] 添加时间:2021-04-08 大小:1.8 GB 最近下载:2025-10-29 热度:2325

[CourserHub.com] Coursera - FPGA Design for Embedded Systems Specialization

  • [CourserHub.com] Coursera - FPGA Design for Embedded Systems Specialization.part1.rar 1.4 GB
  • [CourserHub.com] Coursera - FPGA Design for Embedded Systems Specialization.part2.rar 1.2 GB
[磁力链接] 添加时间:2025-01-30 大小:2.6 GB 最近下载:2025-10-29 热度:181

[ FreeCourseWeb.com ] Udemy - FPGA Design with MATLAB & Simulink

  • ~Get Your Files Here !/4. Section_4 Advance Design with HDL Coder/1. Section 4 Advance Design with HDL Coder Overview.mp4 162.5 MB
  • ~Get Your Files Here !/3. Section_3 Project with System Generator/2. Section 3 Lab 30 Basic Project with System Generator.mp4 122.9 MB
  • ~Get Your Files Here !/1. Section_1 Installation of MatlabSimulink and VIVADOISE/1. Installation of MatlabSimulink and VIVADOISE.mp4 74.3 MB
  • ~Get Your Files Here !/6. Section_6 Zynq Development with System Generator & VIVADO/1. ZedBoard XADC+ Pmod Interfacing and Implementation on System Generator.mp4 65.7 MB
  • ~Get Your Files Here !/3. Section_3 Project with System Generator/1. Section_3 Basic Project with System Generator Overview.mp4 58.3 MB
  • ~Get Your Files Here !/2. Section_2 Introduction to HDL Coder and System Generator/1. Introduction to HDL Coder and System Generator Part I.mp4 55.8 MB
  • ~Get Your Files Here !/1. Section_1 Installation of MatlabSimulink and VIVADOISE/2. Section 1 Lab 1 Basic Design with Simulink Environment.mp4 51.2 MB
  • ~Get Your Files Here !/2. Section_2 Introduction to HDL Coder and System Generator/2. Introduction to HDL Coder and System Generator Part II.mp4 39.1 MB
  • ~Get Your Files Here !/5. Section_5 Advanced Design with System Generator/1. Lab 51 FIR Filter Design.mp4 34.3 MB
  • ~Get Your Files Here !/3. Section_3 Project with System Generator/3. Lab 31 Basic FFT Design with System Generator.mp4 33.1 MB
  • ~Get Your Files Here !/4. Section_4 Advance Design with HDL Coder/2. LMS Filter Design_Advance Design with HDL Coder.mp4 29.4 MB
  • ~Get Your Files Here !/5. Section_5 Advanced Design with System Generator/2. OFDM Transceiver Design and Simulation Part I Transmitter Section.mp4 19.5 MB
  • ~Get Your Files Here !/3. Section_3 Project with System Generator/4. Lab 32 Creating Custom JTAG Configuration.mp4 18.7 MB
  • ~Get Your Files Here !/5. Section_5 Advanced Design with System Generator/3. OFDM Transceiver Design and Simulation Part II Receiver Section & Simulation.mp4 18.6 MB
  • ~Get Your Files Here !/3. Section_3 Project with System Generator/5. (Optional) Section_3 Lab 32 Demo JTAG Implementation on Spartan 3E from Sys Gen.mp4 11.1 MB
  • ~Get Your Files Here !/4. Section_4 Advance Design with HDL Coder/hdl_coder_lms/original_speech.wav 4.0 MB
  • ~Get Your Files Here !/4. Section_4 Advance Design with HDL Coder/Section-4-Advance-Design-with-HDL-Coder-with-installation-V2.pdf 3.2 MB
  • ~Get Your Files Here !/2. Section_2 Introduction to HDL Coder and System Generator/Section-2-V2-Introduction-to-HDL-Coder-and-System-Generator.pdf 2.0 MB
  • ~Get Your Files Here !/3. Section_3 Project with System Generator/Section-3-Basic-Project-with-System-Genrator-V2.pdf 1.3 MB
  • ~Get Your Files Here !/1. Section_1 Installation of MatlabSimulink and VIVADOISE/Section-1-V2-Installing-Tools-Matlab-Simulink-and-ISE-VIVADO.pdf 1.1 MB
[磁力链接] 添加时间:2022-04-18 大小:806.4 MB 最近下载:2025-10-28 热度:1900

FPGA Piano

  • 8. One Key Module Coding.mp4 190.6 MB
  • 2. Make Buzzer Buzzing.mp4 184.6 MB
  • 9. One Key Module Simulation.mp4 128.6 MB
  • 6. Buzzer Module Simulation.mp4 108.1 MB
  • 5. Buzzer Module Coding.mp4 101.6 MB
  • 12. Key Module Solution2 Coding.mp4 88.4 MB
  • 11. Key Module Solution1 Simultion.mp4 87.2 MB
  • 10. Key Module Solution1 Coding.mp4 74.9 MB
  • 16. LED Module Simulation.mp4 71.6 MB
  • 19. Run on Board.mp4 66.7 MB
  • 18. Top Module Simulation.mp4 66.7 MB
  • 17. Top Module Coding.mp4 59.1 MB
  • 1. System Target.mp4 57.9 MB
  • 15. LED Module Coding.mp4 48.3 MB
  • 7. Key Module Status Machine.mp4 33.3 MB
  • 13. Key Module Solution2 Simulation.mp4 23.1 MB
  • 4. Buzzer Module Status Machine.mp4 18.1 MB
  • 3. System Analysis.mp4 15.4 MB
  • 14. LED Module Status Machine.mp4 10.1 MB
  • 8. One Key Module Coding.srt 31.9 kB
[磁力链接] 添加时间:2023-12-19 大小:1.4 GB 最近下载:2025-10-28 热度:1835

[ FreeCourseWeb.com ] Lynda - Learning Verilog for FPGA Development.zip

  • [ FreeCourseWeb.com ] Lynda - Learning Verilog for FPGA Development.zip 322.3 MB
[磁力链接] 添加时间:2021-04-05 大小:322.3 MB 最近下载:2025-10-28 热度:2831

Learn VHDL, ISE and FPGA by Designing a Basic Home Alarm

  • Torrent downloaded from demonoid.pw.txt 46 Bytes
  • Torrent Downloaded From ExtraTorrent.cc.txt 352 Bytes
  • LEARN_VHDL_ISE_AND_FPGA_BY_DESIGNING.tgz 2.1 GB
[磁力链接] 添加时间:2017-02-14 大小:2.1 GB 最近下载:2025-10-28 热度:2895

[UdemyCourseDownloader] Learning FPGA Development

  • 5 - 4._Implementation/27. Xilinx_hardware_demo.mp4 22.6 MB
  • 5 - 4._Implementation/26. Xilinx_implementation_demo.mp4 22.0 MB
  • 5 - 4._Implementation/23. Intel_implementation_demo.mp4 13.9 MB
  • 4 - 3._Hardware_Description_Languages/19. 4-bit_adder_simulation_example.mp4 13.1 MB
  • 4 - 3._Hardware_Description_Languages/20. Sequential_logic_simulation_example.mp4 12.3 MB
  • 5 - 4._Implementation/24. Intel_hardware_demo.mp4 12.3 MB
  • 3 - 2._Embedded_Development_Process/09. FPGA_development_process_overview.mp4 9.8 MB
  • 1 - Introduction/01. Get_your_digital_design_journey_started.mp4 9.0 MB
  • 4 - 3._Hardware_Description_Languages/16. Verilog_primer.mp4 8.8 MB
  • 3 - 2._Embedded_Development_Process/10. FPGA_families_and_development_boards.mp4 8.2 MB
  • 2 - 1._Field_Programmable_Gate_Arrays/08. Other_blocks.mp4 7.8 MB
  • 2 - 1._Field_Programmable_Gate_Arrays/06. Inside_an_FPGA_-_Logic_blocks.mp4 7.6 MB
  • 4 - 3._Hardware_Description_Languages/15. Verilog_and_VHDL.mp4 7.1 MB
  • 4 - 3._Hardware_Description_Languages/14. Digital_system_modeling.mp4 6.6 MB
  • Ex_Files_FPGA_Development.zip 5.6 MB
  • 5 - 4._Implementation/25. Demo_system_for_the_Xilinx_platform.mp4 5.0 MB
  • 5 - 4._Implementation/22. Demo_system_for_the_Intel_platform.mp4 4.4 MB
  • 3 - 2._Embedded_Development_Process/11. Electronic_design_automation_tools.mp4 3.8 MB
  • 2 - 1._Field_Programmable_Gate_Arrays/07. Inside_an_FPGA_-_Interconnects.mp4 3.4 MB
  • 5 - 4._Implementation/21. FPGA_example_implementation_requirements.mp4 3.2 MB
[磁力链接] 添加时间:2022-04-04 大小:207.4 MB 最近下载:2025-10-28 热度:1019

[ CourseBoat.com ] Udemy - Video Processing with FPGA.zip

  • [ CourseBoat.com ] Udemy - Video Processing with FPGA.zip 2.8 GB
[磁力链接] 添加时间:2022-02-25 大小:2.8 GB 最近下载:2025-10-28 热度:1162

fpga-gnw-opt

  • Hardware - Frame/Crab Grab (White case).gnw 3.3 MB
  • Hardware - Frame/Crab Grab.gnw 3.3 MB
  • Hardware - Frame/Donkey Kong II.gnw 3.3 MB
  • Hardware - Frame/Donkey Kong Jr. (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Donkey Kong.gnw 3.3 MB
  • Hardware - Frame/Fire Attack (Bandits).gnw 3.3 MB
  • Hardware - Frame/Fire Attack.gnw 3.3 MB
  • Hardware - Frame/Green House.gnw 3.3 MB
  • Hardware - Frame/Life Boat.gnw 3.3 MB
  • Hardware - Frame/Manhole (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Mario Bros..gnw 3.3 MB
  • Hardware - Frame/Mario's Cement Factory (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Mickey & Donald.gnw 3.3 MB
  • Hardware - Frame/Oil Panic.gnw 3.3 MB
  • Hardware - Frame/Rain Shower.gnw 3.3 MB
  • Hardware - Frame/Snoopy Tennis.gnw 3.3 MB
  • Hardware - Frame/Spitball Sparky (White case).gnw 3.3 MB
  • Hardware - Frame/Spitball Sparky.gnw 3.3 MB
  • Hardware - Frame/Squish.gnw 3.3 MB
  • Hardware - Frame/Tropical Fish.gnw 3.3 MB
[磁力链接] 添加时间:2024-03-09 大小:588.0 MB 最近下载:2025-10-28 热度:688

[ FreeCourseWeb ] Lynda - Learning FPGA Development.rar

  • [ FreeCourseWeb ] Lynda - Learning FPGA Development.rar 177.6 MB
[磁力链接] 添加时间:2021-04-02 大小:177.6 MB 最近下载:2025-10-28 热度:2133

FPGA视频教程

  • Lesson01：课程概述与如何学好FPGA.wmv 48.3 MB
  • Lesson02：可编程逻辑器件基础.wmv 191.0 MB
  • Lesson03：FPGA开发流程概述.wmv 67.6 MB
  • Lesson04：Verilog语法基础.wmv 147.7 MB
  • Lesson05：BJ-EPM240学习板介绍.wmv 115.4 MB
  • Lesson06：Quartus.II使用简介与第一个工程实例.wmv 212.6 MB
  • Lesson07：BJ-EPM240学习板实验1——分频计数实验.wmv 138.2 MB
  • Lesson08：简单的Testbench设计.wmv 82.9 MB
  • Lesson09：BJ-EPM240学习板实验2——按键消抖实验.wmv 114.6 MB
  • Lesson10：BJ-EPM240学习板实验3——Johnson.计数器实验.wmv 189.3 MB
  • Lesson11：BJ-EPM240学习板实验4——数码管显示实验.wmv 30.3 MB
  • Lesson12：BJ-EPM240学习板实验5——乘法器设计实验.wmv 91.0 MB
  • Lesson13：BJ-EPM240学习板实验6——VGA接口实验.wmv 110.7 MB
  • Lesson14：BJ-EPM240学习板实验7——串口通信实验.wmv 182.8 MB
  • Lesson15：BJ-EPM240学习板实验8——PS2键盘解码实验.wmv 111.0 MB
  • Lesson16：BJ-EPM240学习板实验9——I2C通信实验.wmv 139.2 MB
  • Lesson17：BJ-EPM240学习板实验10——SRAM读写实验.wmv 114.0 MB
  • Lesson18：BJ-EPM240学习板实验11——MAX.II内部震荡时钟使用实例.wmv 115.0 MB
  • Lesson19：BJ-EPM240学习板实验12——MAX.II的UFM模块使用实例.wmv 90.3 MB
  • Lesson20：BJ-EPM240学习板实验13——Quartus.II调用ModelSim仿真实例.wmv 85.2 MB
[磁力链接] 添加时间:2017-06-08 大小:4.0 GB 最近下载:2025-10-28 热度:454

[FreeTutorials.Us] Udemy - Learn VHDL and FPGA Development

  • 10. Xilinx Tools/1.1 Digilent Inc. - Digital Design Engineer's Source.html 208 Bytes
  • 10. Xilinx Tools/1.2 Xilinx ISE Download.html 158 Bytes
  • 10. Xilinx Tools/1. Xilinx Tools Introduction.mp4 1.4 MB
  • 10. Xilinx Tools/1. Xilinx Tools Introduction.srt 1.3 kB
  • 10. Xilinx Tools/1. Xilinx Tools Introduction.vtt 1.2 kB
  • 10. Xilinx Tools/2. Download the Vivado Tool Suite for the BASYS 3.mp4 38.7 MB
  • 10. Xilinx Tools/2. Download the Vivado Tool Suite for the BASYS 3.srt 9.1 kB
  • 10. Xilinx Tools/2. Download the Vivado Tool Suite for the BASYS 3.vtt 8.0 kB
  • 10. Xilinx Tools/3. ISim VHDL Simulation Tool.mp4 4.9 MB
  • 10. Xilinx Tools/3. ISim VHDL Simulation Tool.srt 2.7 kB
  • 10. Xilinx Tools/3. ISim VHDL Simulation Tool.vtt 2.3 kB
  • 10. Xilinx Tools/4. Xilinx ISE FPGA Development Tool.mp4 9.7 MB
  • 10. Xilinx Tools/4. Xilinx ISE FPGA Development Tool.srt 9.0 kB
  • 10. Xilinx Tools/4. Xilinx ISE FPGA Development Tool.vtt 7.9 kB
  • 10. Xilinx Tools/5. Programming The BASYS 2 FPGA Development Board.mp4 1.9 MB
  • 10. Xilinx Tools/5. Programming The BASYS 2 FPGA Development Board.srt 2.1 kB
  • 10. Xilinx Tools/5. Programming The BASYS 2 FPGA Development Board.vtt 1.8 kB
  • 10. Xilinx Tools/6. Xilinx Tools.html 163 Bytes
  • 11. Lab 1 - Full Adder/1.1 Lab-1.zip.zip 6.9 kB
  • 11. Lab 1 - Full Adder/1. Introduction.mp4 6.0 MB
[磁力链接] 添加时间:2018-09-14 大小:2.1 GB 最近下载:2025-10-28 热度:1406

[ FreeCourseWeb.com ] Udemy - FPGA Design - Glitch in Counters - Analysis using Simulator.zip

  • [ FreeCourseWeb.com ] Udemy - FPGA Design - Glitch in Counters - Analysis using Simulator.zip 2.0 GB
[磁力链接] 添加时间:2021-04-08 大小:2.0 GB 最近下载:2025-10-27 热度:715

HDL Books - VHDL FPGA CPLD Verilog Digital Electronics eBook

  • 0131972553 - (2005) Digital Fundamentals.pdf 492.0 MB
  • 0126912955 - (2000) Engineering Digital Design.pdf 50.6 MB
  • 0792397460 - (1996) LOGIC SYNTHESIS AND VERIFICATION ALGORITHMS.pdf 41.7 MB
  • 0965193438 - (1996) HDL Chip Design- A Practical Guide for Designing, Synthesizing and Simulating ASICs and FPGAs Using VHDL or Verilog.pdf 40.6 MB
  • 0471720925 - (2006) RTL Hardware Design Using VHDL Coding for Efficiency, Portability, and Scalability.pdf 35.8 MB
  • 0072460857 - (2005) Fundamentals of Digital Logic with VHDL Design.pdf 35.6 MB
  • 0132543036 - (2011) Digital Electronics - A Practical Approach with VHDL - 9th Edition.pdf 33.6 MB
  • 0470828498 - (2011) Design for Embedded Image Processing on FPGAs.pdf 28.7 MB
  • 0070471649 - (1999) Verilog Digital System Design.pdf 28.3 MB
  • 0134516753 - (1996) Verilog HDL A Guide to Digital Design and Synthesis B.pdf 22.4 MB
  • 0470185317 - (2008) FPGA Prototyping by VHDL Examples - Xilinx Spartan-3 Version.pdf 22.3 MB
  • 0131543180 - (2005) Practical FPGA Programming in C.chm 18.2 MB
  • 1402055293 - (2007) Processor Design System-On-Chip Computing for ASICs and FPGAs.pdf 15.6 MB
  • 0387284850 - (2006) FPGA Implementations of neural networks.pdf 14.7 MB
  • 0136507638 - (1996) VHDL Made Easy.pdf 13.8 MB
  • 0412616505 - (1997) VHDL A logic synthesis approach.pdf 13.4 MB
  • 1934404055 - (2007) Digital Circuit Analysis and Design with Simulink Modeling and Introduction to CPLDs and FPGAs 2nd Ed.pdf 13.4 MB
  • 0077221435 - (2008) Fundamentals of Digital Logic with VHDL Design - Ed. 3.pdf 12.8 MB
  • 0792395980 - (1995) VHDL Coding Styles and Methodologies.pdf 12.7 MB
  • 0123744385 - (2009) Low-Power Design of Nanometer FPGAs Architecture and EDA.pdf 12.6 MB
[磁力链接] 添加时间:2017-02-25 大小:1.2 GB 最近下载:2025-10-27 热度:5753

[ WebToolTip.com ] Udemy - FPGA Timings P2 - Clock Domain Crossing(CDC) with Vivado 2024

  • ~Get Your Files Here !/1 - Getting Started with Vivado CDC/11 -False Violations.mp4 43.0 MB
  • ~Get Your Files Here !/2 - Synchronizer/8 -Usage of ASYNC_REG attributes P1.mp4 42.2 MB
  • ~Get Your Files Here !/3 - Single bit CDC/12 -xpm_cdc_single used case P2.mp4 39.8 MB
  • ~Get Your Files Here !/2 - Synchronizer/5 -Synchronizer.mp4 39.8 MB
  • ~Get Your Files Here !/3 - Single bit CDC/6 -Async Reset P3.mp4 38.7 MB
  • ~Get Your Files Here !/2 - Synchronizer/1 -Why combinational output should not be used as input to synchronizer P1.mp4 36.5 MB
  • ~Get Your Files Here !/1 - Getting Started with Vivado CDC/22 -Understanding report_cdc P3.mp4 35.3 MB
  • ~Get Your Files Here !/4 - Multibit CDC/16 -Counter Crossing Manual Approach P7.mp4 34.5 MB
  • ~Get Your Files Here !/2 - Synchronizer/15 -Using Primitives in CDC flow P2.mp4 32.3 MB
  • ~Get Your Files Here !/4 - Multibit CDC/31 -Understanding XPM_CDC_HANDSHAKE P2.mp4 31.2 MB
  • ~Get Your Files Here !/4 - Multibit CDC/32 -Understanding XPM_CDC_HANDSHAKE P3.mp4 30.9 MB
  • ~Get Your Files Here !/1 - Getting Started with Vivado CDC/26 -Understanding report_cdc info P4.mp4 30.3 MB
  • ~Get Your Files Here !/1 - Getting Started with Vivado CDC/23 -Understanding report_cdc info P1.mp4 30.1 MB
  • ~Get Your Files Here !/3 - Single bit CDC/10 -Understanding xpm_cdc_single.mp4 29.7 MB
  • ~Get Your Files Here !/2 - Synchronizer/2 -Why combinational output should not be used as input to synchronizer P2.mp4 29.3 MB
  • ~Get Your Files Here !/1 - Getting Started with Vivado CDC/7 -Demonstration P2.mp4 29.3 MB
  • ~Get Your Files Here !/5 - MTBF/3 -Understanding MTBF & Improving strategies P3.mp4 29.1 MB
  • ~Get Your Files Here !/4 - Multibit CDC/28 -Understanding xpm_fifo_async P2.mp4 27.3 MB
  • ~Get Your Files Here !/1 - Getting Started with Vivado CDC/9 -Clock Interaction report P2.mp4 27.2 MB
  • ~Get Your Files Here !/4 - Multibit CDC/30 -Understanding XPM_CDC_HANDSHAKE P1.mp4 26.9 MB
[磁力链接] 添加时间:2025-07-13 大小:1.9 GB 最近下载:2025-10-27 热度:153

[ FreeCourseWeb.com ] Udemy - Learn VHDL Design using Xilinx Zynq-7000 ARM-FPGA SoC.zip

  • [ FreeCourseWeb.com ] Udemy - Learn VHDL Design using Xilinx Zynq-7000 ARM-FPGA SoC.zip 1.6 GB
[磁力链接] 添加时间:2021-04-22 大小:1.6 GB 最近下载:2025-10-27 热度:2342


共4页 上一页 1 2 3 4 下一页