磁力搜索 BT种子搜索利器 免费下载BT种子,超4000万条种子数据
为您找到约 70 个磁力链接/BT种子,耗时 0 毫秒。
排序: 相关程度 热度 文件大小 添加时间 最近访问

Mentor Graphics FPGA Adv. v7.2.zip

  • Mentor Graphics FPGA Adv. v7.2.zip 392.5 MB
[磁力链接] 添加时间:2017-03-10 大小:392.5 MB 最近下载:2025-11-03 热度:559

[ DevCourseWeb.com ] Udemy - FPGA Embedded Design, Part 3 - EDA Tools.zip

  • [ DevCourseWeb.com ] Udemy - FPGA Embedded Design, Part 3 - EDA Tools.zip 1.2 GB
[磁力链接] 添加时间:2021-05-08 大小:1.2 GB 最近下载:2025-11-03 热度:2139

[ FreeCourseWeb.com ] Lynda - Learning Verilog for FPGA Development.zip

  • [ FreeCourseWeb.com ] Lynda - Learning Verilog for FPGA Development.zip 322.3 MB
[磁力链接] 添加时间:2021-04-05 大小:322.3 MB 最近下载:2025-11-03 热度:2834

HDL Books - VHDL FPGA CPLD Verilog Digital Electronics eBook

  • 0131972553 - (2005) Digital Fundamentals.pdf 492.0 MB
  • 0126912955 - (2000) Engineering Digital Design.pdf 50.6 MB
  • 0792397460 - (1996) LOGIC SYNTHESIS AND VERIFICATION ALGORITHMS.pdf 41.7 MB
  • 0965193438 - (1996) HDL Chip Design- A Practical Guide for Designing, Synthesizing and Simulating ASICs and FPGAs Using VHDL or Verilog.pdf 40.6 MB
  • 0471720925 - (2006) RTL Hardware Design Using VHDL Coding for Efficiency, Portability, and Scalability.pdf 35.8 MB
  • 0072460857 - (2005) Fundamentals of Digital Logic with VHDL Design.pdf 35.6 MB
  • 0132543036 - (2011) Digital Electronics - A Practical Approach with VHDL - 9th Edition.pdf 33.6 MB
  • 0470828498 - (2011) Design for Embedded Image Processing on FPGAs.pdf 28.7 MB
  • 0070471649 - (1999) Verilog Digital System Design.pdf 28.3 MB
  • 0134516753 - (1996) Verilog HDL A Guide to Digital Design and Synthesis B.pdf 22.4 MB
  • 0470185317 - (2008) FPGA Prototyping by VHDL Examples - Xilinx Spartan-3 Version.pdf 22.3 MB
  • 0131543180 - (2005) Practical FPGA Programming in C.chm 18.2 MB
  • 1402055293 - (2007) Processor Design System-On-Chip Computing for ASICs and FPGAs.pdf 15.6 MB
  • 0387284850 - (2006) FPGA Implementations of neural networks.pdf 14.7 MB
  • 0136507638 - (1996) VHDL Made Easy.pdf 13.8 MB
  • 0412616505 - (1997) VHDL A logic synthesis approach.pdf 13.4 MB
  • 1934404055 - (2007) Digital Circuit Analysis and Design with Simulink Modeling and Introduction to CPLDs and FPGAs 2nd Ed.pdf 13.4 MB
  • 0077221435 - (2008) Fundamentals of Digital Logic with VHDL Design - Ed. 3.pdf 12.8 MB
  • 0792395980 - (1995) VHDL Coding Styles and Methodologies.pdf 12.7 MB
  • 0123744385 - (2009) Low-Power Design of Nanometer FPGAs Architecture and EDA.pdf 12.6 MB
[磁力链接] 添加时间:2017-02-25 大小:1.2 GB 最近下载:2025-11-03 热度:5756

fpga-gnw-opt

  • Hardware - Frame/Crab Grab (White case).gnw 3.3 MB
  • Hardware - Frame/Crab Grab.gnw 3.3 MB
  • Hardware - Frame/Donkey Kong II.gnw 3.3 MB
  • Hardware - Frame/Donkey Kong Jr. (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Donkey Kong.gnw 3.3 MB
  • Hardware - Frame/Fire Attack (Bandits).gnw 3.3 MB
  • Hardware - Frame/Fire Attack.gnw 3.3 MB
  • Hardware - Frame/Green House.gnw 3.3 MB
  • Hardware - Frame/Life Boat.gnw 3.3 MB
  • Hardware - Frame/Manhole (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Mario Bros..gnw 3.3 MB
  • Hardware - Frame/Mario's Cement Factory (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Mickey & Donald.gnw 3.3 MB
  • Hardware - Frame/Oil Panic.gnw 3.3 MB
  • Hardware - Frame/Rain Shower.gnw 3.3 MB
  • Hardware - Frame/Snoopy Tennis.gnw 3.3 MB
  • Hardware - Frame/Spitball Sparky (White case).gnw 3.3 MB
  • Hardware - Frame/Spitball Sparky.gnw 3.3 MB
  • Hardware - Frame/Squish.gnw 3.3 MB
  • Hardware - Frame/Tropical Fish.gnw 3.3 MB
[磁力链接] 添加时间:2024-03-09 大小:588.0 MB 最近下载:2025-11-03 热度:689

neo-geo-1g1r-darksoft-converted-to-neosd-mister-fpga

  • NEOGEO.zip 1.8 GB
  • neo-geo-1g1r-darksoft-converted-to-neosd-mister-fpga_meta.sqlite 28.7 kB
  • neo-geo-1g1r-darksoft-converted-to-neosd-mister-fpga_meta.xml 3.7 kB
[磁力链接] 添加时间:2024-08-25 大小:1.8 GB 最近下载:2025-11-02 热度:1231

FPGA Development in VHDL - Beyond the Basics

  • 03.Working with Custom Data Types/09.Summary.srt 832 Bytes
  • 07.Testing Your Designs/05.Summary.srt 1.0 kB
  • 04.Monitoring Signal States with Attributes/01.Overview.srt 1.1 kB
  • 06.Constructing State Machines/07.Summary.srt 1.1 kB
  • 07.Testing Your Designs/01.Overview.srt 1.1 kB
  • 04.Monitoring Signal States with Attributes/06.Type Kind Attributes.srt 1.1 kB
  • 06.Constructing State Machines/03.State Machine Types.srt 1.2 kB
  • 03.Working with Custom Data Types/01.Overview.srt 1.3 kB
  • 04.Monitoring Signal States with Attributes/02.What Are Attributes.srt 1.4 kB
  • 06.Constructing State Machines/01.Overview.srt 1.4 kB
  • 05.Keeping Code Organized with Subprograms and Packages/07.Summary.srt 1.4 kB
  • 02.Developing for the FPGA/02.Module Overview.srt 1.5 kB
  • 03.Working with Custom Data Types/04.Subtypes.srt 1.5 kB
  • 05.Keeping Code Organized with Subprograms and Packages/01.Overview.srt 1.5 kB
  • 02.Developing for the FPGA/08.Summary.srt 1.5 kB
  • 04.Monitoring Signal States with Attributes/08.Summary.srt 1.7 kB
  • 03.Working with Custom Data Types/05.Multidimensional Arrays.srt 1.8 kB
  • 01.Course Overview/01.Course Overview.srt 2.0 kB
  • 06.Constructing State Machines/02.What Is a State Machine.srt 2.2 kB
  • 03.Working with Custom Data Types/06.Record Types.srt 2.6 kB
[磁力链接] 添加时间:2017-07-06 大小:541.2 MB 最近下载:2025-11-02 热度:3605

Synopsys FPGA P-2019.03-SP1 Win

  • fpga_vP-2019.03-SP1_win.exe 1.3 GB
  • Crack/scl_v2018.06-SP1_windows.exe 191.8 MB
  • Crack/scl_keygen.exe 4.7 MB
  • Crack/LicGen.exe 691.2 kB
  • Crack/synopsys_checksum 663.2 kB
  • Crack/pubkey_verify 659.2 kB
  • Crack/licgen.dll 651.3 kB
  • Crack/Synopsys.src 588.2 kB
  • Crack/synopsys_checksum.exe 138.2 kB
  • Crack/pubkey_verify.exe 132.6 kB
  • Crack/packs/Synopsys.dll 20.5 kB
  • Crack/packs/Synopsys.src 16.3 kB
  • Crack/Readme.txt 6.6 kB
  • Crack/packs/Synopsys.lpd 952 Bytes
  • Crack/fix.bat 712 Bytes
[磁力链接] 添加时间:2021-05-18 大小:1.5 GB 最近下载:2025-11-02 热度:6156

[udemy] Xilinx Vivado Beginners Course to FPGA Development in VHDL [MyFOM]

  • MyFreeOnlineMovies.co.uk.html 189.0 kB
  • Section 1 Introduction to Vivado/How to Download and Install Xilinx Vivado Design Suite.mp4 42.2 MB
  • Section 1 Introduction to Vivado/Introduction.mp4 16.9 MB
  • Section 2 Lab 1/Coding and Simulating Simple VHDL in Vivado.mp4 36.2 MB
  • Section 2 Lab 1/Downloading the Bit-stream to the FPGA.mp4 48.5 MB
  • Section 2 Lab 1/Implementation of VHDL Design in Vivado and IO Pin Planning.mp4 72.5 MB
  • Section 2 Lab 1/Introduction to the Vivado Design Suite Interface and Creating a New Project.mp4 47.8 MB
  • Section 3 Lab 2/Design a Block RAM in IP Integrator.mp4 53.0 MB
  • Section 3 Lab 2/Simulating BRAM memory IP in Vivado.mp4 23.3 MB
  • Section 4 Lab 3/Designing a Microblaze Soft Processor in Vivado IP Integrator.mp4 62.0 MB
  • Section 4 Lab 3/Generating a Microblaze using TCL commands in Vivado.mp4 21.1 MB
  • Section 4 Lab 3/Learn VHDL by Example.mp4 60.0 MB
  • Section 4 Lab 3/New Text Document.txt 52 Bytes
  • Section 5 Conclusion and Bonus Section/Sorry the files are deleted bare with me.txt 51 Bytes
  • Torrent Downloaded from Glodls.to.txt 237 Bytes
[磁力链接] 添加时间:2017-02-10 大小:483.8 MB 最近下载:2025-11-02 热度:4728

Learn VHDL and FPGA Development with a BASYS 3

  • Learn VHDL and FPGA Development with a BASYS 3.tgz 1.7 GB
  • Torrent downloaded from demonoid.pw.txt 46 Bytes
  • Torrent Downloaded From ExtraTorrent.cc.txt 352 Bytes
[磁力链接] 添加时间:2017-02-20 大小:1.7 GB 最近下载:2025-11-02 热度:2594

[ TutPig.com ] Udemy - Learn VHDL, PLS's and FPGA (Digital Electronic 2)

  • ~Get Your Files Here !/12. Processor Design and its VHDL/1. Simple Processor Design and its VHDL.mp4 489.0 MB
  • ~Get Your Files Here !/5. Multiplexers and Shannon Expansion/1. Multiplexers and Shannon Expansion.mp4 323.1 MB
  • ~Get Your Files Here !/4. VHDL Adders Multiplier Narrated/1. VHDL for adders, Multiplier.mp4 308.1 MB
  • ~Get Your Files Here !/11. VHDL code of the bus design with SWAP operation/1. VHDL code of the bus design with SWAP operation.mp4 238.9 MB
  • ~Get Your Files Here !/3. Half Adders, Full Adders, RCA, CLA/1. HA FA RCA CLA.mp4 209.8 MB
  • ~Get Your Files Here !/7. Conditional statement generate statement/1. Conditional statement, Generate statement, Sequential Assignment, VHDL operators.mp4 205.8 MB
  • ~Get Your Files Here !/6. Decoders Arithmetic Comparator Selected signal assignment/1. Decoders, Arithmetic Comparator, Selected signal assignment.mp4 199.4 MB
  • ~Get Your Files Here !/13. Modelsim/3. Modelsim Tutorial 2.mp4 198.7 MB
  • ~Get Your Files Here !/9. VHDL gated latches flipflops, registers and counter/1. VHDL for Latches, FlipFlops, registers and counters.mp4 166.1 MB
  • ~Get Your Files Here !/10. VHDL parallel load counters and bus design/1. Parallel Load counters and bus design.mp4 163.5 MB
  • ~Get Your Files Here !/1. Introduction/1. Introduction to CAD tools.mp4 152.4 MB
  • ~Get Your Files Here !/13. Modelsim/2. Modelsim Tutorial 1.mp4 134.6 MB
  • ~Get Your Files Here !/8. latches flipflops shift and parallel access registers/1. Latches, FlipFlops, parallel access and shift registers.mp4 122.1 MB
  • ~Get Your Files Here !/2. Numbers Representations & LUTs, PLDs, FPGA/2. LUTs, PLDs, FPGA.mp4 116.6 MB
  • ~Get Your Files Here !/2. Numbers Representations & LUTs, PLDs, FPGA/1. Numbers Representations.mp4 93.2 MB
  • ~Get Your Files Here !/1. Introduction/1.1 Fundamentals Of Digital Logic With VHDL Design 3rd Edition.pdf 12.8 MB
  • ~Get Your Files Here !/4. VHDL Adders Multiplier Narrated/1.1 CENG335 Lecture 2 VHDL Adders Multiplier Narrated.pptx 3.4 MB
  • ~Get Your Files Here !/3. Half Adders, Full Adders, RCA, CLA/1.1 CENG335 Lecture 3 HA FA RCA CLA.pptx 3.0 MB
  • ~Get Your Files Here !/5. Multiplexers and Shannon Expansion/1.1 CENG335 Lecture 4 Multiplexers and Shannon Expansion.pptx 2.6 MB
  • ~Get Your Files Here !/12. Processor Design and its VHDL/1.6 Exercises_set1_solution_part2.pdf 2.5 MB
[磁力链接] 添加时间:2022-01-29 大小:3.2 GB 最近下载:2025-11-02 热度:2400

FPGA Design Learning VHDL

  • FPGA Design Learning VHDL.tgz 1.7 GB
  • Torrent downloaded from demonoid.pw.txt 46 Bytes
  • Torrent Downloaded From ExtraTorrent.cc.txt 352 Bytes
[磁力链接] 添加时间:2017-02-12 大小:1.7 GB 最近下载:2025-11-02 热度:2184

[ FreeCourseWeb.com ] PluralSight - Getting Started with FPGA Programming with VHDL.zip

  • [ FreeCourseWeb.com ] PluralSight - Getting Started with FPGA Programming with VHDL.zip 502.5 MB
[磁力链接] 添加时间:2021-05-08 大小:502.5 MB 最近下载:2025-11-02 热度:1682

FPGA Advantage 8.1

  • Keygen/Mentor.kg.02.03.09.rar 873.4 kB
  • fa.exe 643.2 MB
  • READMEPC.TXT 4.8 kB
[磁力链接] 添加时间:2017-02-10 大小:644.1 MB 最近下载:2025-11-01 热度:860

FPGA

  • 7010/ZedBoard/Ubuntu_zz_ftp_ssh_linux.7z 3.4 GB
  • 7010/ZedBoard/视频教程发布/51,ZEDBOARD嵌入式LINUX平台搭建.rar 2.4 GB
  • 7010/ZedBoard/ov7670采集以及显示系统详解以及实现2016_10_28.rar 1.7 GB
  • 7010/EBAZ4205/ebit_linux/TF/pynq_z2_v2.4.zip 1.6 GB
  • 7010/ZedBoard/视频教程发布/2,Zedboard上运行桌面LINUX.rar 1.2 GB
  • 7010/EBAZ4205/ebit_linux/TF/xillinux-2.0.img.gz 1.2 GB
  • FPGA/4205启动xillinux系统/xillinux-2.0.img.gz 1.2 GB
  • 7010/4205资料.zip 879.6 MB
  • ebaz4205-gathered-by-ustcpetergu.zip 801.8 MB
  • 7010/ZedBoard/视频教程发布/22,SPI FLASH里启动LINUX的详细分析和实现.rar 688.1 MB
  • 7010/ZedBoard/视频教程发布/8,建立LINUX开发环境并编译LINUX和UBOOT以及生成设备树.rar 646.9 MB
  • 7010/ZedBoard/视频教程发布/16,MIO和EMIO下的GPIO分析和实例.rar 641.1 MB
  • 7010/ZedBoard/视频教程发布/13,PL和PS协同设计实现对OLED的控制.rar 472.3 MB
  • 7010/ZedBoard/视频教程发布/24,VGA接口原理分析以及控制逻辑的实现.rar 458.8 MB
  • 7010/ZedBoard/视频教程发布/26,使用VIVADO例化BRAM实现VGA独立缓存驱动.rar 390.5 MB
  • 7010/ZedBoard/视频教程发布/17,GPIO中断源的配置以及中断试验.rar 371.9 MB
  • 7010/ZedBoard/视频教程发布/18,多路PWM原理分析以及实现试验.rar 346.2 MB
  • 7010/ZedBoard/视频教程发布/25,纯PL实现独立显存VGA驱动并显示画面.rar 334.7 MB
  • 7010/ZedBoard/视频教程发布/23,QT开发环境的建立以及在ZEDBOARD开发板上运行第一个QT例子.rar 317.1 MB
  • 7010/ZedBoard/视频教程发布/12,学习使用VIO以及进行试验.rar 277.0 MB
[磁力链接] 添加时间:2021-03-26 大小:24.8 GB 最近下载:2025-11-01 热度:2209

[CourserHub.com] Coursera - FPGA Design for Embedded Systems Specialization

  • [CourserHub.com] Coursera - FPGA Design for Embedded Systems Specialization.part1.rar 1.4 GB
  • [CourserHub.com] Coursera - FPGA Design for Embedded Systems Specialization.part2.rar 1.2 GB
[磁力链接] 添加时间:2025-01-30 大小:2.6 GB 最近下载:2025-11-01 热度:183

[ FreeCourseWeb.com ] Udemy - Learn VHDL Design using Xilinx Zynq-7000 ARM-FPGA SoC.zip

  • [ FreeCourseWeb.com ] Udemy - Learn VHDL Design using Xilinx Zynq-7000 ARM-FPGA SoC.zip 1.6 GB
[磁力链接] 添加时间:2021-04-22 大小:1.6 GB 最近下载:2025-11-01 热度:2343

[ FreeCourseWeb.com ] Udemy - FPGA Design - Glitch in Counters - Analysis using Simulator.zip

  • [ FreeCourseWeb.com ] Udemy - FPGA Design - Glitch in Counters - Analysis using Simulator.zip 2.0 GB
[磁力链接] 添加时间:2021-04-08 大小:2.0 GB 最近下载:2025-11-01 热度:716

Xilinx Vivado Beginners Course to FPGA Development in VHDL

  • Beginners Course to FPGA Development in VHDL.tgz 447.2 MB
  • Torrent downloaded from demonoid.pw.txt 46 Bytes
  • Torrent Downloaded From ExtraTorrent.cc.txt 352 Bytes
[磁力链接] 添加时间:2017-03-26 大小:447.2 MB 最近下载:2025-10-31 热度:1740

fpga-gnw-opt

  • Hardware - Frame/Crab Grab (White case).gnw 3.3 MB
  • Hardware - Frame/Crab Grab.gnw 3.3 MB
  • Hardware - Frame/Donkey Kong II.gnw 3.3 MB
  • Hardware - Frame/Donkey Kong Jr. (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Donkey Kong.gnw 3.3 MB
  • Hardware - Frame/Fire Attack (Bandits).gnw 3.3 MB
  • Hardware - Frame/Fire Attack.gnw 3.3 MB
  • Hardware - Frame/Green House.gnw 3.3 MB
  • Hardware - Frame/Life Boat.gnw 3.3 MB
  • Hardware - Frame/Manhole (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Mario Bros..gnw 3.3 MB
  • Hardware - Frame/Mario's Cement Factory (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Mickey & Donald.gnw 3.3 MB
  • Hardware - Frame/Oil Panic.gnw 3.3 MB
  • Hardware - Frame/Rain Shower.gnw 3.3 MB
  • Hardware - Frame/Snoopy Tennis.gnw 3.3 MB
  • Hardware - Frame/Spitball Sparky (White case).gnw 3.3 MB
  • Hardware - Frame/Spitball Sparky.gnw 3.3 MB
  • Hardware - Frame/Squish.gnw 3.3 MB
  • Hardware - Frame/Tropical Fish.gnw 3.3 MB
[磁力链接] 添加时间:2023-12-19 大小:1.2 GB 最近下载:2025-10-31 热度:2671


共4页 上一页 1 2 3 4 下一页